## Hardware and Instruction Set Architecture

CSE 132

1

#### Assignment Logistics

- Assignment 5 last demo day is today in OH

   9 days of break don't count as late tickets
- Assignment 6 help was posted earlier this week
  - 2 additional late tickets provided for everyone
  - Use for assignment 6 or wherever it benefits you
- Assignment 7 due date pushed 1 week
   Now due Mar 31
  - Quiz 7B also due Mar 31

2



3



4

# Fetch-Decode-Execute Cycle

- Fetch: grab (fetch) the instruction to be executed. It's address is in the instruction pointer (IP) or program counter (PC)
- Decode: figure out what instruction it is and what is to be done (e.g., this is an ADD inst. that needs two values from the register file)
- Execute: do the real work and store the result somewhere (as told by the instruction)













Abstraction Levels

#### HLLs, assembly, vs. machine language

- machine language = binary (i.e., computer readable) image of program code
- assembly language = human readable (and writeable) syntax directly representing machine language



 one-to-one mapping between asm and machine language

13



15



- Programmer's view of the processor. It includes the following components:
  - Instruction set: the collection of instructions that are supported by the processor.
  - Register file: the programmer-visible storage within the processor.
  - Memory: the logical organization of the memory (again, programmer's view)
  - Operating modes: some processors have subsets of the instructions that are privileged based on being in a given "mode." (The Arduino AVR processor doesn't have this, but the x86 processor inside a PC does.)



HLLs, assembly, vs. machine language

specification of algorithms and applications

ml

ml

ml

ml

• high-level language = designed for human

• one-to-many mapping between HLL and

Assembly/machine language is very much

HLLs are (largely) architecture independent

HLL

machine language

architecture dependent

16

14

### **AVR Instruction Set**

- Arithmetic operations: (add, sub, mul, etc.)
- Boolean operations: (and, or, etc.)
- Shift operations: (left shift, right shift)
- Comparison operations: (<, ≤, >, ≥, =, ≠)
- Memory operations: (load, store)

   Data movement operations are the only ops that reference memory, all others are to/from registers

#### **AVR Instruction Set**

- Control flow operations:
  - Unconditional branch: (jmp)
  - Conditional branch: (breq, brne, etc.)
  - Procedure call/return: (call, ret)
- Peripheral access: (in, out)
- System operations: (nop, sleep, etc.)

19



- Sometimes paired for 16-bit data e.g., (R5:R4) has least significant bits in R4 and msbits in R5
- Last 3 register pairs used for addressing they are named X (R27:R26), Y (R29:R28), and Z (R31:R30)
- 3 special-purpose registers
  - PC program counter (16 bits wide)
  - SREG Status register (8 bits wide)
  - SP stack pointer (16 bits wide), for system stack

20



- I – interrupt – interrupts are enabled

21



22







25



• Assembly has no understanding of data type – Programmer must handle multi-byte data

- No conversions, Load (Id) just copies bits in memory to same bits in register
- Addresses are 16 bits
  - Requires two registers (r31:r30) and two loads
    - lo8(x) gives low byte of x, hi8(x) gives high byte of x
    - Use Load Immediate ( $\mathsf{Idi}$ ), because x is the address

27

Register Usage Conventions in AVR C			
Register	Description	Assembly code called from C (callee)	Assembly code that calls C (caller)
r0	Temporary	Save and restore if using	Save and restore if using
r1	Always zero	Must clear before returning	Must clear before calling
r2-r17 r28 r29	"callee- save"	Save and restore if using	Can freely use
r18-r27 r30 r31	"caller- save"	Can freely use	Save and restore if using



Assembly and C

Each can call the other, but assembly routine

must follow rules set by C compiler

r0 is temporary, alter with impunity

29

# Parameters and Return Values

- Two-byte return values go in r25:r24
- Parameters go in register pairs
  - First parameter in r25:r24
  - Second param. in r23:r22
  - Third param. in r21:r20
  - Etc.
- One-byte return values and parameters use low byte of two-byte register pairs

31

# Multi-byte Data Manipulation

- Use bits in SREG to save intermediate values
- C bit (carry) for addition, e.g,
   r9:r8 ← r9:r8 + r5:r4
  - add r8, r4 ;adds Isbits and puts carry in C adc r9, r5 ;uses carry from prev. add

32